Name
Last modified
Size
Parent Directory
-
sstate:device-tree:versal_l20_sdt_seg-xilinx-elf:1.0:r0:versal_l20_sdt_seg:12:126c55d5c0d303be12e561f3e3eebae2936b4ed0d7e8417aca3fd28500fc30c1_compile.tar.zst.siginfo
2025-09-12 22:40
2.7K
sstate:minicom:cortexa72-cortexa53-amd-linux:2.9:r0:cortexa72-cortexa53:12:126c0f83ebd0cd4ee0fafd1d9673267c3da26973058976829cbd101e546756f8_recipe_qa.tar.zst
2025-09-12 23:10
34
sstate:minicom:cortexa72-cortexa53-amd-linux:2.9:r0:cortexa72-cortexa53:12:126c0f83ebd0cd4ee0fafd1d9673267c3da26973058976829cbd101e546756f8_recipe_qa.tar.zst.siginfo
2025-09-12 23:10
9.8K
© Copyright 2019 Xilinx Inc.
![[ICO]](/share/theme/icons/blank.png){kind=icon}
![[PARENTDIR]](/share/theme/icons/folder-home.png){kind=icon}
![[ ]](/share/theme/icons/default.png){kind=icon}