Name
Last modified
Size
Parent Directory
-
sstate:xilinx-bootbin:versal_l20_sdt_seg-amd-linux:1.0:r0:versal_l20_sdt_seg:12:56eecf18fe69285f79d0290a72e1a829ab7ef3b95f5aa3093cb5e211c60fd731_configure.tar.zst.siginfo
2025-09-12 22:46
6.8K
sstate:clockps:cortexa53-xilinx-elf:2025.1+git:r0:cortexa53:12:56eefdc0ae9b625d9b77fb261ee1a784c10b2f31fe598df9f6f417b3f3b51749_compile.tar.zst.siginfo
2025-09-13 00:57
5.2K
© Copyright 2019 Xilinx Inc.
![[ ]](/share/theme/icons/default.png)
![[ICO]](/share/theme/icons/blank.png){kind=icon}
![[PARENTDIR]](/share/theme/icons/folder-home.png){kind=icon}